Xilinx

Comparison of the Latest FPGAs from Xilinx, Intel, and Lattice

by
Comparison of the Latest FPGAs from Xilinx, Intel, and Lattice

EETOP focuses on chips and microelectronics, click on the blue text above to follow us. EETOP EETOP Chuangxin Network (Yite Chuangxin): A well-known domestic veteran electronic engineer community and semiconductor industry portal website (1.5 million members) www.eetop.cn bbs.eetop.cn blog.eetop.cn edu.eetop.cn EETOP compiled from allaboutcircuits.In the past month, the FPGA market has been thriving. In this … Read more

Initial Troubleshooting Methods for Xilinx 7 Series GTX

by
Initial Troubleshooting Methods for Xilinx 7 Series GTX

Welcome FPGA engineers to join the official WeChat technical group. With the diversification of demand, the functions of FPGAs have been further enhanced. Among them, high-speed transceivers, which were originally modules found only in high-end FPGAs, have become relatively common and even essential functional modules. The 10G line rate has also shifted from being supported … Read more

Using PCIe XDMA in Xilinx FPGA

by
Using PCIe XDMA in Xilinx FPGA

In-Depth Hardware Preparation and Planning Before starting the project, hardware selection and planning are crucial. In addition to considering the type of PCIe interface on the development board, attention must also be paid to its logic resources, storage bandwidth, etc. Taking Xilinx’s KCU105 development board as an example, it not only has a high-speed PCIe … Read more

Methods to Solve High Fanout in Xilinx

by
Methods to Solve High Fanout in Xilinx

Welcome FPGA engineers to join the official WeChat technical group. Fanout refers to the number of lower-level modules directly called by a module. If this value is too large, it directly manifests as a large net delay in FPGA, which is not conducive to timing convergence. Therefore, when writing code, one should try to avoid … Read more

Basics of Xilinx FPGA Constraints

by
Basics of Xilinx FPGA Constraints

1. Constraint Files There are three types of constraint files in Xilinx ISE FPGA design: User Constraint File (.UCF), Netlist Constraint File (.NCF), and Physical Constraint File (.PCF). These can achieve timing constraints, pin constraints, and area constraints. Users write UCF files during the design input phase, then the UCF file generates the NCF file … Read more

Configuring Common Xilinx IP Cores

by
Configuring Common Xilinx IP Cores

Welcome FPGA engineers to join the official WeChat technical group. Clickthe blue textto follow us – FPGA Home, the best and largest community for pure FPGA engineers in China ISE version is 14.7 1. Clock IP Core (Clocking Wizard) Page one In the Clocking Features options box: (1) The Frequency synthesis option allows the output … Read more

Xilinx FPGA Power-Up Configuration Process

by
Xilinx FPGA Power-Up Configuration Process

Welcome FPGA engineers to join the official WeChat technical group. Clickthe blue textto follow us at FPGA Home – the best and largest pure FPGA engineer community in China. In summary, the power-up modes of Xilinx FPGA can be divided into the following 4 types: Master Mode Slave Mode JTAG Mode (Debug Mode) System Mode … Read more

In-Depth Study of Xilinx High-Speed Transceivers (Serdes)

by
In-Depth Study of Xilinx High-Speed Transceivers (Serdes)

Welcome FPGA engineers to join the official WeChat technical group. Clickthe blue textto follow us at FPGA Home – the best and largest pure FPGA engineer community in China 1. Why Use Serdes Traditional source synchronous transmission separates clock and data. This works fine at lower rates (<1000M). However, this becomes problematic at higher rates. … Read more

Xilinx FPGA Configuration Process

by
Xilinx FPGA Configuration Process

Welcome FPGA engineers to join the official WeChat technical group. Clickthe blue textto follow us, FPGA Home – the best and largest pure FPGA engineering community in China. Although the configuration modes of FPGA vary, the overall workflow of FPGA during the configuration process is consistent, which can be divided into three parts: Setup, Load, … Read more