Xilinx

Xilinx 7-Series FPGA High-Speed Transceiver TX Overview

by
Xilinx 7-Series FPGA High-Speed Transceiver TX Overview

Win a Backpack! How Hard Is It? Give It a Try! →_→ Long Press Recognition Each transceiver has an independent transmitter, which consists of PMA (Physical Media Attachment) and PCS (Physical Coding Sublayer). The PMA sublayer includes circuits for high-speed serialization/deserialization (Serdes), pre/post-emphasis, receive equalization, clock generation, and clock recovery. The PCS sublayer includes circuits … Read more

Xilinx 7 Series FPGA High-Speed Transceiver RX Receiver Introduction

by
Xilinx 7 Series FPGA High-Speed Transceiver RX Receiver Introduction

Win a Backpack! How Difficult Is It? Give it a try! →_→ Long Press Recognition Continuing from the previous article:Xilinx 7 Series FPGA High-Speed Transceiver TX Transmitter Introduction The previous blog introduced the GTX transmitter, and this article will introduce the GTX RX receiver. The structure of the GTX RX receiver is similar to the … Read more

Application of Xilinx AXI4 BRAM Controller

by
Application of Xilinx AXI4 BRAM Controller

Software Platform: vivado+sdk Hardware Platform: zynq (zedboard) Without further ado, here is the circuit: This design utilizes zynq, Axi BRAM Controller, and a Block RAM. To verify on the board, a small module bram_led has been added, which reads from PortB and displays on the LED. The code for bram_led is somewhat rough; the specific … Read more

Important Considerations for Using LVDS with Xilinx 7 Series FPGAs: Power Supply Must Not Be Incorrect

by
Important Considerations for Using LVDS with Xilinx 7 Series FPGAs: Power Supply Must Not Be Incorrect

Source | https://blog.csdn.net/lxm920714/article/details/107942572 Recently, I designed a new board using the Spartan 7 chip to overlay an OSD menu on the front-end video source. The front-end converts HDMI to LVDS for the FPGA to process. During the schematic design phase, I did not carefully read the FPGA manual, which led to incorrect power supply for … Read more

Xilinx 7 Series FPGA Hardware Knowledge Series (Part 8)

by
Xilinx 7 Series FPGA Hardware Knowledge Series (Part 8)

Overview The Xilinx white paper WP272 “Get Smart About Reset: Think Local, Not Global” details the global reset of FPGAs. In digital system design, we traditionally believe that a reset signal should be set for all flip-flops, which greatly facilitates subsequent testing. Therefore, when the document mentions that “global reset is not recommended in FPGA … Read more

AMD Plans to Launch NPU Acceleration Card

by
AMD Plans to Launch NPU Acceleration Card

On July 31, according to foreign media reports from CRN, AMD Vice President and General Manager of Client Business Group Rahul Tikoo recently stated that AMD is researching the launch of a standalone NPU acceleration card to help achieve the goal of “AI computing accessible to everyone.” Currently, AI PCs mainly rely on SoCs with … Read more

What Are the Differences Among Xilinx FPGA Series?

by
What Are the Differences Among Xilinx FPGA Series?

Recently, I have been organizing FPGA devices, so I would like to share the models of different Xilinx series chips and the corresponding application directions for each series. Spartan Series: Positioned for low-cost, power-sensitive applications, suitable for mass production in consumer electronics and industrial applications. It has limited logic resources but I/O is abundant, with … Read more

Xilinx FPGA Hardware Design (Part 3): Power Supply Design

by
Xilinx FPGA Hardware Design (Part 3): Power Supply Design

Power supply design is also a very important aspect of FPGA design. The following explains the power supply design for the 7 series FPGA. 1.Introduction to FPGA Power Supply Types The LVCMOS standards supported by the 7 series FPGA are: LVCMOS12, LVCOMS15, LVCMOS18, LVCMOS25, and LVCMOS33. Among them, LVCMOS25 and LVCMOS33 I/O standards can only … Read more

Analysis of the Header Information in Xilinx FPGA Bitstream Files

by
Analysis of the Header Information in Xilinx FPGA Bitstream Files

Xilinx FPGA configuration files, in .bit and .bin formats, are binary configuration data files. The .bit file includes header information that is not required to be programmed into the FPGA. In some loading or remote update scenarios, both types of configuration files can be used, but using the .bit file provides additional information. The length … Read more

Xilinx Chip Inventory

by
Xilinx Chip Inventory

XCZU48DR-2FFVG1517IXCZU47DR-2FFVG1517IXC7A100T-2FGG484C XC95144XL-10TQG144C XC95144XL-10TQG100CXC6SLX16-2FTG256CXC6SLX9-2FTG256CXC3S500E-4PQG208IXC7A50T-2FGG484CXC3S200AN-4FTG256IXC6SLX9-2CSG324IXC3S400A-4FTG256CXC6SLX100T-2FGG484CXC6SLX9-2CSG324CXC6SLX9-2FTG256C XC6SLX25-3FTG256CXC6SLX25-2CSG324IXC6SLX75T-3FGG484CXC6SLX45-2FGG484CXC3S250E-4PQG208IXCZU2CG-1SFVC784EXCZU7EV-2FBVB900E XCZU67DR-2FFVE1156IXCZU19EG-2FFVD1760IXC95108-15PQ100CXC9536-15PC44CXC18V02PC44CXC18V04VQ44CXC7272A-25PC84CXC7A75T-1FGG676I XC9536XL-10VQ64CXC3S400AN-4FGG400CXCZU2CG-1SBVA484EXC3S250E-4VQG100IXC7A15T-1CSG324CXC6SLX100-2FGG676IXC6SLX25-2CSG324CXC7K325T-2FFG900IXC9572XL-10VQG44CXC5VLX110-1FFG1153CXCKU060-1FFVA1156CXC3S400AN-4FGG400CXC6SLX150-2CSG484IXCZU4EV-2FBVB900EXC3S400AN-4FGG400C XC6SLX16-2CSG225CXC7Z020-1CLG484CXC7VX690T-2FFG1926IXC7A200T-2FBG676IXCVU095-2FFVC2104E XC7K325T-2FFG676CXC7K70T-1FBG484IXC7A50T-2FGG484C XC7A200T-2FBG676IXC3S400A-4FTG256IXC3S400AN-4FTG256IXC95288XL-10TQG144IXCZU19EG-2FFVC1760IXCKU095-1FFVA1156IXCVU190-2FLGB2104IXCVU190-2FLGB2104IXC18VO4Q44IXCKU15P-2FFVA1156EXC7A50T-2FTG256CXCZU11EG-2FFVC1760IXC7A35T-1CSG325C XCF04SVOG20CXCKU040-2FFVA1156EXCZU47DR-2FFVA1156IXCZU21DR-2FFVD1156IXC7A50T-1FGG484CXC7Z010-2CLG400IXC7K160T-2FFG676IXCKU060-1FFVA1156IXCKU060-2FFVA1156IXC7K410T-2FFG900IXC3S1400A-5FGG484CXC7Z030-1FBG484CXC7A75T-2FGG676CXC6SLX100-2FGG484I XC6SLX100-3FGG484CXC6SLX75-3FGG484I XC7Z035-2FBG676EXC6SLX16-2FTG256IXCV50-5FG256IXC7K410T-2FFG676IXC7VX690T-2FFG1761IXCKU035-2FFVA1156IXC7Z030-2FBG484IXC6SLX16-2CSG324C