Methods to Solve High Fanout in Xilinx
Welcome FPGA engineers to join the official WeChat technical group. Fanout refers to the number of lower-level modules directly called by a module. If this value is too large, it directly manifests as a large net delay in FPGA, which is not conducive to timing convergence. Therefore, when writing code, one should try to avoid … Read more