Leakage power consumption has increased with each generation of CMOS technology. This leakage power not only poses a serious challenge for battery-powered or portable products but is also becoming an issue that wired devices such as servers, routers, and set-top boxes must address. To reduce the total leakage power consumption of chips, it is best … Read more
State Retention and Restoration Methods Continuing from the previous text Low Power Design Methods – Power Gating Design (Part 1) Low Power Design Methods – Power Gating Design (Part 2) Given the power switch structure and isolation strategy, power gating can be applied to logic blocks. However, unless a retention strategy is employed, all state … Read more
The technologies discussed in the previous chapter are mature. Engineers have been using them for some time, and design tools have supported them for many years. In this chapter, we begin to discuss more recent and proactive methods to reduce power: power gating and adaptive voltage scaling, these two techniques. Both of these techniques differ … Read more
This article was originally published in the Zhihu column [The Path of Digital IC Backend Engineers]. In the field of low power design, the most effective way to reduce power consumption is through power shutdown. This is because no matter how low the voltage, how small the current, how slow the speed, or how minimal … Read more
The rules of WeChat have been adjusted. I hope everyone can click ‘View’ and ‘Like’ more after reading the article, and if you like it, please share it. This way, the push notifications from Chip Driver can continue to appear in your subscription list. We can continue to share high-quality content in the integrated circuit … Read more
With the development of the times, people have gradually started to design various types of chips, one of which is the popular low-power chip design. These chips not only help extend the battery life of devices but also reduce the likelihood of overheating and improve system stability. If you want to design low-power chips, then … Read more
Low Power Design Techniques: Power Gating and Isolation Cells Previously, we discussed the Multi Vdd technology and Power Gating technology in low power design: Low Power Design Techniques – Multi VDD Low Power Design Techniques – Power/Ground Gating – Power Switching Cell In the introduction of Power Gating, we detailed the Power Switching Cell; here … Read more
~ Reply the following keywords to see more IC design tutorials ~ Currently supportedkeywords include: Innovus ICC or IC Compiler DC or Design Compiler PT or PrimeTime User Guide or UG Leda VCS Formality Process Node Low Power CTS vim or gvim … Low power design has always been an important aspect of digital IC … Read more
Recently, some fans have been asking about knowledge related to Power Gating, such as Switching Cell, Isolation Cell, and Level Shifter. Here I specifically write some articles to discuss these topics. As 2019 is about to end, how has everyone been this year? Have you achieved your little wishes? Low Power Design Techniques– Power/Ground Gating– … Read more