Power Consumption Challenges and Low-Power Design in Chip Design
In the early stages of IC design, the main parameters of concern were performance (timing) and area. EDA tools minimized area while meeting performance requirements. At this time, power consumption was not a major concern. Because CMOS technology exhibits relatively low power consumption at lower clock frequencies, leakage current can be negligible. However, as transistor … Read more