eFPGA

Xilinx FPGA Power-Up Configuration Process

by
Xilinx FPGA Power-Up Configuration Process

Welcome FPGA engineers to join the official WeChat technical group. Clickthe blue textto follow us at FPGA Home – the best and largest pure FPGA engineer community in China. In summary, the power-up modes of Xilinx FPGA can be divided into the following 4 types: Master Mode Slave Mode JTAG Mode (Debug Mode) System Mode … Read more

In-Depth Study of Xilinx High-Speed Transceivers (Serdes)

by
In-Depth Study of Xilinx High-Speed Transceivers (Serdes)

Welcome FPGA engineers to join the official WeChat technical group. Clickthe blue textto follow us at FPGA Home – the best and largest pure FPGA engineer community in China 1. Why Use Serdes Traditional source synchronous transmission separates clock and data. This works fine at lower rates (<1000M). However, this becomes problematic at higher rates. … Read more

Xilinx FPGA Configuration Process

by
Xilinx FPGA Configuration Process

Welcome FPGA engineers to join the official WeChat technical group. Clickthe blue textto follow us, FPGA Home – the best and largest pure FPGA engineering community in China. Although the configuration modes of FPGA vary, the overall workflow of FPGA during the configuration process is consistent, which can be divided into three parts: Setup, Load, … Read more

Xilinx 7 Series FPGA Selection Guide

by
Xilinx 7 Series FPGA Selection Guide

Welcome FPGA engineers to join the official WeChat technical group. Clickthe blue textto follow us at FPGA Home – the largest pure engineer community for FPGA in China. Xilinx-7 Series FPGA —-> Spartan-7 —-> General Logic —-> Low-cost / Low-power —-> High I/O performance —-> Small package —-> Artix-7 —-> Added PCIE interface —-> Added … Read more

Power Design for Xilinx FPGA

by
Power Design for Xilinx FPGA

Welcome FPGA engineers to join the official WeChat technical group ClickBlue TextFollow us at FPGA Home – the best and largest pure engineer community in China for FPGA This article mainly introduces the power design for Xilinx FPGA, covering types of power supply, voltage requirements, power consumption needs, power-up and power-down timing requirements, and common … Read more

Introduction to Xilinx FPGA FMC Interface

by
Introduction to Xilinx FPGA FMC Interface

Welcome FPGA engineers to join the official WeChat technical group. Clickon the blue textto follow us at FPGA Home – the largest and best FPGA community for pure engineers in China. This article mainly introduces the FMC interface of Xilinx FPGA. The FMC stands for FPGA Mezzanine Card for Xilinx FPGA.FMC consists of two main … Read more

Detailed Installation Guide for Xilinx Vivado SDK 2019.1

by
Detailed Installation Guide for Xilinx Vivado SDK 2019.1

Welcome FPGA engineers to join the official WeChat technical group. Clickthe blue textto follow us at FPGA Home – the best and largest pure FPGA engineer community in China. First, go to the official website to download the installation package: https://www.xilinx.com/support/download.html. Download the largest installation package that supports all OS like Windows/Linux. After downloading, proceed … Read more

Xilinx 7 Series FPGA SelectIO Overview

by
Xilinx 7 Series FPGA SelectIO Overview

Table of Contents 0. Reprint Instructions 1. IO Interface Introduction 2. IO Logic Resource Introduction 3. Advanced IO Logic Resource Introduction 4. IO_FIFO Introduction 0. Reprint Instructions FPGAs are suitable for concurrent data processing, but where does the data come from? This is what this article will discuss.SelectIO — The Vanguard of Data Transmission There … Read more