8-Channel Transceiver Core Board

Overview

APCore8T8R is an 8-channel transceiver core board, with an FPGA chip using the Xilinx ZYNQ UltraScale+ RFSoC ZU47DR, dimensions 105x84mm (the size of two standard IC cards).8-Channel Transceiver Core Board

Introduction

The onboard resources are as follows: 4GB PS DDR4; 2GB PL DDR4; 64GB EMMC; 128MB FLASH; Ethernet physical layer; onboard RF SMA x8; mini-SMP x8; users have three options: 1. DAC full SMA, ADC full mini-SMP; 2. DAC full mini-SMP, ADC full SMA; 3. Half DAC and half ADC connectors.8-Channel Transceiver Core BoardExpansion The core board uses high-speed board-to-board connectors, with inter-board height determined by the baseboard, ranging from 5mm to 20mm. Expansion resources include: clock input/output, SYNC; 3.3V voltage output; 1.8V voltage output; 2 sets of 4 pairs of GTY; PS 4 pairs of GTR; gigabit network 4 pairs of signal output; JTAG; 38 x PSmio; 10 pairs of 1.8V HD differential pairs; 12 pairs of 3.3V HD differential pairs; STM32 serial output. Expandable functions include but are not limited to SD card, serial port, 10G network, PCIe, USB3.0, etc.8-Channel Transceiver Core BoardMore detailed testing will be updated later.

Official website link: www.amplustech.com

TaoBao store: Anpu Li Electronics

Contact WeChat:

Manager Peng junpengee

Related posts

  1. Review by Professor Hongjian Lu’s Team at Nanjing University | Recent Advances in Skeleton Editing Based on Nitrogen Atom Manipulation
  2. Special Feature on Unsafe Behavior Research: 5 Key Technologies and Practical Cases Decoding the ‘Invisible Killers’ on Construction Sites
  3. Creating Animations in MATLAB
  4. Xilinx 7 Series FPGA High-Speed Transceiver RX Receiver Introduction
  5. Introduction to Xilinx 7 Series FPGA Multiboot
  6. Lattice FPGA Ensures Future Security for Servers
  7. Linux Operations: Common Methods for Finding and Terminating Processes
  8. Application of Xilinx AXI4 BRAM Controller
  9. Understanding PCIe: Architecture Overview
  10. Upcoming Technical Seminar | Best Practices for Dataspace Protocol (DSP)
  11. MATLAB-Based Deconvolution Method – Maximum Cyclic Steady-State Deconvolution CYCBD
  12. Cortex-A72 Digital Backend 12nm Practical Course
  13. Extreme Sea G32R501 Real-Time Control MCU: A New Realm in Cross-Domain Control
  14. The 7th Science and Technology Innovation Competition (Robot Medical Application Scenarios) Semi-Finals Held in Beijing

Leave a Comment