D Flip-Flop

Series: Detailed Explanation of Digital IC/FPGA Cross-Clock Domain Issues (2) In-Depth Understanding of Metastability (Part 1)

by
Series: Detailed Explanation of Digital IC/FPGA Cross-Clock Domain Issues (2) In-Depth Understanding of Metastability (Part 1)

This series of articles will delve into the CDC issues, introducing CDC handling, CTS, and CDC timing constraints. Interested readers are encouraged to follow.The previous article in this series, 【Series】Detailed Explanation of Digital IC/FPGA Cross-Clock Domain Issues (1) Synchronous and Asynchronous Clocks, introduced synchronous/asynchronous clocks and the limitations of fully synchronous designs. This article will … Read more

How to Avoid Latch Generation in FPGA Design

by
How to Avoid Latch Generation in FPGA Design

During the process of FPGA design, it is common to encounter warnings during compilation indicating that some latches have been generated. Generally, the design rules for FPGAs also advise against the generation of latches. So, what exactly is a latch? And how can we avoid the occurrence of latches in FPGA design?1 Comparison of Latches, … Read more

Multi-Bit Cell Design for Low Power Consumption

by
Multi-Bit Cell Design for Low Power Consumption

According to the Cadence user guide, the Multi-bit flip-flop (MBFF) flow provides power optimization benefits with minimal impact on timing. This flow is utilized as part of the pre-CTS optimization stage. The term multi-bit cell can be understood as merging multiple identical cells into a single cell. As shown in the figure below, the clock … Read more