Multi-Bit Cell Design for Low Power Consumption
According to the Cadence user guide, the Multi-bit flip-flop (MBFF) flow provides power optimization benefits with minimal impact on timing. This flow is utilized as part of the pre-CTS optimization stage. The term multi-bit cell can be understood as merging multiple identical cells into a single cell. As shown in the figure below, the clock … Read more
