Combining the previous articles into a PDF, the main directory is as follows:
1 HDMI Display Based on FPGA
1.1 Introduction to HDMI
1.2FPGA-based HDMI Interface Design
1.3 HDMI Timing Analysis
1.4FPGA-based 720P HDMI Display
1.4.1 HDMI Hardware Circuit Analysis
1.4.2 Project File Design
1.4.3 Establish Vivado Project
1.4.4 Create Project Files
1.4.5 Experimental Results
1.5 1080P HDMI Display
2 FPGA-RAM HDMI Display Based on OV5640
2.1 IIC Protocol.
2.1.1 Introduction to IIC Bus Specifications.
2.2 OV5640
2.2.1 Introduction to OV5640 Sensor
2.2.2 OV5640 Sensor Register Settings
2.3 FPGA Implementation
3 FPGA-DDR HDMI Display Based on OV5640
3.1 Using Xilinx Platform DDR3 Controller
3.1.1 Step By Step Build FPGA Project
3.1.2 7 Series FPGA Memory Interface Related Parameters Introduction
3.1.3 Step By Step Modify Code
3.1.4 Step By Step RTL Simulation
3.1.5 Step By Step Download and Online Simulation
3.2FPGA-DDR HDMI Display Based on OV5640
3.2.1 Architecture Design
3.2.2 Main Code Analysis
3.2.3 Compile Download Observe Waveform
3.2.4 Contents of This Chapter’s Folder
3.3This Chapter Summary
4 RGB888 to YCbCr444 Algorithm HDL Implementation…………. 152
4.1Related Parameter Conventions
4.1.1 HDL Timing Conventions
4.1.2 Video_Image_Processor Interface Conventions
4.1.3 Image_Processor Timing Conventions
4.2 RGB888 to YCbCr444 Algorithm HDL Implementation
4.2.1 RGB888 to YCbCr Introduction
4.2.2 RGB888 to YCbCr HDL Implementation
4.2.3 RGB888 to YCbCr Functional Testing
4.3This Chapter Summary
5 YCbCr422 to RGB888 HDL Implementation
5.1 ITU-R BT.656 Format Brief
5.2 YUV/YCbCr Video Format Brief
5.3 Configuration and Stitching Capture of YUV422 Format
5.4 YUV422 to YUV444 HDL Implementation
5.5 YUV444 to RGB888 HDL Implementation
5.6 YCbCr422 to RGB888 Functional Testing
5.7This Chapter Summary
6 Mean Filtering Algorithm for Grayscale Images HDL Implementation
6.1Mean Filtering Algorithm Introduction
6.2 3*3 Pixel Array HDL Implementation
6.3 Mean_Filter Mean Filtering Algorithm Implementation
7 Median Filtering Algorithm for Grayscale Images HDL Implementation
7.1Median/Mean Filtering Comparison
7.2Median Filtering Algorithm HDL Implementation
8 Sobel Edge Detection Algorithm for Grayscale Images HDL Implementation
8.1Edge Detection Algorithm Introduction
8.2 Research on Sobel Edge Detection Algorithm
8.3 HDL Implementation of Sobel Edge Detection Algorithm First and Second Steps
8.4 HDL Implementation of Sobel Edge Detection Algorithm (One) Third and Fourth Steps
8.5 HDL Implementation of Sobel Edge Detection Algorithm (Two) Third Step
8.6 HDL Implementation of Sobel Edge Detection Algorithm Fifth Step
8.7 HDL Implementation of Sobel Edge Detection Algorithm
8.8 Comparison of Sobel with Other Edge Detection Algorithms
9 Sobel→Erosion Operation Algorithm for Grayscale Images HDL Implementation
9.1Erosion Operation Algorithm Introduction
9.2Erosion Operation Algorithm HDL Implementation
10 Sobel→Erosion Operation→Dilation Operation Algorithm for Grayscale Images HDL Implementation.
10.1Dilation Operation Algorithm Introduction
10.2Dilation Operation Algorithm’s HDL Implementation 208
Source code and document links are as follows:
https://github.com/suisuisi/FPGA/tree/master/ZYNQ
Recommended Reading
Huawei_2020 Digital IC Written Test
Complete Set of Classic FPGA Design Entry Techniques Sharing
FPGA-based Network Communication Design (Completed)
Vivado 2020.1 Open Download, Chinese Materials Attached
Vivado 2020.1 Open Download, Chinese Materials Attached
Learn to Use the Fourth Largest Digital Chip Simulator, Iverilog!
Analog-Digital Interface Design JESD204B Protocol, Vivado License, and Related Reference Design
PCIe is Here
PCIe “Patted” PCI- A History of PCI and PCIe Development
Discussing Parallel and Serial Buses from PCI Being “Pat on the Beach”
Click the above text to jump to read!
Share
Like
Look