For Xilinx, the world’s largest FPGA manufacturer, 2018 can be seen as a new starting point. On January 29 of this year, Xilinx welcomed its fourth CEO, Victor Peng, a veteran with ten years at Xilinx and extensive experience in CPU, GPU, and FPGA. More importantly, Xilinx has also embraced a new development strategy, particularly … Read more
Click the “blue text” above to follow for more exciting content. This article contains a total of 801 words, and reading the full text will take about 2 minutes. Technically, it is reflected in the necessity to keep up with the latest processes; leading processes are the most direct determining factor for FPGA market share.The … Read more
Click the “blue words” above to follow for more exciting content. This article contains a total of 1557 words, and it takes about 4 minutes to read. From the customer’s perspective, the key competitive factors of FPGA can be summarized into the following six points: customer relationships, products, IP libraries, software, manufacturing, and operational capabilities. … Read more
1.Xilinx FPGA Development Overview 1.Xilinx FPGA Development Timeline Xilinx(Xilinx) FPGA was officially acquired by AMD on February 15, 2022, through a full stock transaction. The following article will continue to refer to Xilinx FPGA. 2.Xilinx FPGA Classification Xilinx FPGA products are classified by process node into 16nm, 20nm, 28nm, and 45nm; by industry, they are … Read more
Overview Xilinx Shift RAM IP is a LogiCORE™ IP core provided by AMD Xilinx, designed to implement efficient shift registers in FPGAs. This IP core utilizes the FPGA’s Distributed RAM or Block RAM resources to create a configurable shift register that supports user-defined width and depth, suitable for scenarios requiring data delay, data buffering, or … Read more
ZYNQ 7000s ZYNQ 7000 ZYNQ CG ZYNQ EG ZYNQ EV Versal AI Core Versal HBM Versal Premium Versal AI Edge Versal Prime Second Generation Versal Premium Second Generation Versal AI Edge Second Generation Versal Prime Images are not produced, they are just transferred from the official website.
Introduction During the FPGA development process, it is common to encounter situations where data needs to be cached for later use. Typically, there are two solutions: RAM and FIFO. However, using FIFO has two limitations: There is a fixed delay of at least 3 clock cycles between FIFO output and input, and it cannot be … Read more
Produced by 21ic China Electronics Network Fu Bin Website: 21ic.com In the context of accelerating heterogeneous computing, “giant mergers” have become synonymous with this year. On October 9, The Wall Street Journal reported that American processor company AMD (Advanced Micro Devices) is in deep negotiations to acquire its competitor chip manufacturer Xilinx, with a deal … Read more
Recently, it has been reported that AMD is preparing to acquire Xilinx. AMD has been gaining momentum in the processor field, and we believe this acquisition could be the most significant move for AMD since acquiring ATI. The PC market is dead; the industrial market is the next big opportunity First, we believe AMD’s purpose … Read more
When using Xilinx Aurora 8b10b IP, the following issue occurs as shown in the figure below: In frame mode, under the condition of 2 lanes at 1Gbps rate, when sending the last data, one clock is pulled low, then last is pulled high, but keep is missing one bit, resulting in a loss of one … Read more