On November 23, Tesla CEO Elon Musk released a post on X, systematically introducing the long-term layout and development goals of Tesla’s self-developed AI chip team for the first time.
He stated that the outside world generally does not understand the scale of Tesla’s investment in chip design, while the company has had an “advanced AI chip and circuit board engineering team” for many years.
It is reported that Tesla has deployed millions of self-developed AI chips in vehicles and data centers. These chips support its autonomous driving and data processing systems, and he emphasized that it is these chips that “make Tesla a leader in real-world AI.”
AI5 Nearing Tape-Out, AI6 Development Has Started
Musk indicated that the current version of the AI chip used in Tesla vehicles is AI4 (previously called HW4); the next generation AI5 is close to the tape-out stage; and the next generation AI6 has already begun development.
He also set a clear goal for the Tesla AI chip team: to launch a new AI chip design and complete mass production every 12 months.
Musk further stated that the company expects future chip production to “eventually exceed the total of all other AI chips,” and specifically emphasized that this statement “is not a joke.”
Chip Application Scenarios: Autonomous Driving and Humanoid Robots
Musk stated that Tesla’s self-developed chips will bring “far-reaching positive impacts,” including:
-
A safer driving experience, thereby “saving millions of lives”;
-
Providing “advanced medical services” to everyone through the medical applications of the Optimus robot.
He did not disclose more specific technical indicators or deployment scope, only emphasizing the core position of the chips in Tesla’s overall AI strategy.
Tesla Actively Recruiting Talent
Finally, Musk announced that Tesla is recruiting highly capable talent related to chips and asked “self-recommendations” to provide three points that can prove their “exceptional abilities.” Additionally, Tesla is “particularly focused on applying cutting-edge AI in chip design.”