Reducing Power Consumption at RTL Level in Low-Power Design
Recently, I have been reading “The Art of Hardware Architecture”, and this blog post is also derived from the content in the book. With the advancement of technology, low-power design has become increasingly important.As a digital front-end designer, let’s take a look at how to reduce power consumption at the RTL level. In large-scale ASIC … Read more
