As a core architectural component of STM32 microcontrollers, the bus matrix is responsible for coordinating concurrent access between multiple master devices (such as CPU, DMA, etc.) and slave devices (such as memory and peripherals). It is a key hub for enhancing system efficiency and ensuring real-time performance.
1. Matrix Structure: The “Cross Network” of Multi-Master and Multi-Slave
The STM32 bus matrix is formed by interconnecting multiple master control buses (such as the I/D/S buses of the Cortex-M core and the DMA bus) with controlled buses (such as Flash, SRAM, and AHB/APB peripherals), resembling an “intelligent switch” that supports simultaneous access from multiple master devices to different slave devices.
2. Master Device Cluster: The “Source” of Task Initiation
The master devices include the CPU instruction/data buses (I/D buses), system bus (S bus), DMA memory/peripheral bus, Ethernet/USB DMA bus, etc., covering the entire process from code execution to data transfer.
3. Slave Device Cluster: The “Endpoint” of Resource Access
The controlled buses connect to internal Flash (instruction/data areas), SRAM (main/auxiliary storage areas), AHB1/AHB2 peripherals (such as GPIO, USB), and APB low-speed peripherals (such as UART, I2C), covering storage and peripheral resources.
4. Arbitration Mechanism: The “Referee” of Access Priority
Using a round-robin scheduling algorithm, when multiple master devices compete for the same slave device, access rights are allocated based on preset priorities (e.g., DMA has higher priority than CPU) and request order, ensuring that high real-time tasks are executed first.
5. Parallel Capability: The “Secret” to Efficiency Improvement
It supports different master devices accessing different slave devices simultaneously (for example, while the CPU reads from Flash, the DMA can independently write to SRAM), maximizing bandwidth utilization through parallel operations and reducing delays caused by bus contention.
6. Series Differences: A “Microcosm” of Architectural Evolution
Different STM32 series have varying scales of bus matrices; for instance, the STM32F4 supports 8 master control buses and 7 controlled buses, while the F1 series has a relatively simplified structure, but both retain the core “multi-master-multi-slave” scheduling logic.
7. Power Consumption and Safety: The “Double Insurance” of Efficiency
By intelligently arbitrating to reduce ineffective accesses, dynamic power consumption is lowered; combined with features like bit-banding operations and write buffering, the access efficiency and safety of critical data (such as GPIO registers) are enhanced.
This article is an original piece by Wanyi Education. Please indicate the source when reprinting!