As the integration of electronic devices continues to increase and their quantity grows, designers are constantly faced with the pressure to improve efficiency while reducing costs, sizes, and electromagnetic interference (EMI). Although power supplies have also improved in power density and efficiency, designers now face the challenge of developing multi-rail power solutions for heterogeneous processing architectures that may consist of ASICs, DSPs, FPGAs, and microcontrollers.
Why Embedded Systems Need Multiple Power Rails
-
Output voltage offset: The output voltage deviation of the voltage rail must be less than ±3%, and sufficient margin should be provided during design. Optimizing the control loop, increasing bandwidth, and ensuring stability should be done with caution when using and designing decoupling capacitors. -
Monotonic startup: The initial values of all voltage rails must rise monotonically, and the design should prevent the output voltage from returning to its starting value. -
Output voltage ripple: During steady-state operation, the output voltage ripple of all voltage rails (except analog voltage rails) must not exceed 10 millivolts (mV). -
Timing: FPGAs must meet specific timing requirements during startup and shutdown.
Alternative Power System Designs
Four-Output Programmable Integrated DC/DC Module
-
3 A, 3 A, 2 A, 2 A -
3 A, 3 A, 4 A -
6 A, 2 A, 2 A -
6 A, 4 A
Design and Layout Considerations
-
Minimize power loop lengths -
Connect PGND directly with a large ground plane. If the bottom layer is a ground plane, add vias near PGND. -
Ensure that high current paths at GND and VIN are short and direct with wide printed lines. -
Place ceramic input capacitors as close to the device as possible. -
Keep the input capacitor and IN as short and wide as possible. -
Place VCC capacitors as close to the VCC and GND pins as possible. -
Connect VIN, VOUT, and GND to a large copper area to improve thermal performance and long-term reliability. -
Isolate the input GND area from other GND areas on the top layer and connect them through multiple vias on the internal and bottom layers. -
Ensure that there is an integrated GND area on the internal or bottom layers. -
Use multiple vias to connect the power plane to the internal layers.
Conclusion
Author: Jeff Shepard
Source: Digi-Key
Disclaimer: This article is an original work by the author, and the content reflects the author’s personal views. Electronic enthusiasts only reprint it to convey a different perspective and do not represent the endorsement or support of the Electronic Enthusiasts Network for this view. If there are any objections, please feel free to contact the Electronic Enthusiasts Network.
More Hot Articles to Read
-
Participate in Online CES without Leaving Home, Electronic Enthusiasts Take You to the Show
-
2020 Semiconductor Investment Overview! Over 150 Companies, Power Devices, AI, IoT Chips Become Hot Topics
-
Huawei and Xiaomi’s 2020 Chip Investment Landscape Expanding Rapidly!
-
The UK Antitrust Agency Investigates Nvidia’s Acquisition of Arm; Applied Materials Announces a $1.3 Billion Increase to Acquire Former Hitachi Semiconductor Equipment Company | Weekly Technology Hot Review
-
While You Are Still Hesitating, Others Have Already Shipped Over 1 Billion RISC-V Chips
Leave a Comment
Your email address will not be published. Required fields are marked *