SDC

Is the Chip Ready for Tape-Out Once the Verilog Code is Completed?

by
Is the Chip Ready for Tape-Out Once the Verilog Code is Completed?

If you want to create a SOC chip, self-develop customized IP to highlight differentiation, and purchase other general-purpose IP, then just connect them together. Making a SOC is just about connecting the dots. Once the Verilog code is finished, is the chip ready for tape-out? Let’s not even talk about the technology of connecting the … Read more

FPGA Design – Timing Constraints (Part 1, Theoretical)

by
FPGA Design - Timing Constraints (Part 1, Theoretical)

Welcome FPGA engineers to join the official WeChat technical group. Clickthe blue textto follow us at FPGA Home – the best and largest pure FPGA engineer community in China Recently, I have been working on ARM-related studies and feel it is necessary to document my previous work on FPGA; a good memory is not as … Read more