Pipelining

Low Power Design in Digital Chips (Part 2)

by
Low Power Design in Digital Chips (Part 2)

Continuing from the previous article, a typical low power design in digital chips is the addition of a clock gate. Another method is through parallel and pipelining techniques. Parallel and Pipelining The prominent advantage of hardware description languages is the parallelism in instruction execution. Multiple statements can process several signal data in parallel within the … Read more

Four Essential Tools for ASIC Design

by
Four Essential Tools for ASIC Design

Hello everyone, I am the owner of a WeChat subscription account that spreads second-hand knowledge about digital chip design. Today, I want to share with you the “Four Essential Tools” for ASIC design: Fold, Expand, Retiming, and Resource Sharing. Fold & Expand Fold & Expand, folding and unfolding One clock cycle yields a result, using … Read more