Pipelining

How to Optimize Complex Multiplication Operations in FPGA Development?

by
How to Optimize Complex Multiplication Operations in FPGA Development?

How to Optimize Complex Multiplication Operations in FPGA Development? In FPGA digital signal processing, such as in the baseband processing of wireless communication systems, complex multiplication is frequently used. How can we optimize complex multiplication? We will start from the basic principles and gradually consider optimization strategies for complex multiplication. First, let’s review the formula … Read more

Pipelining Concepts in FPGA Development

by

Pipelining Concepts in FPGA Development In FPGA development, using pipelining technology is a key method to enhance system throughput and timing performance. For instance, when faced with a clock that needs to handle complex combinational logic or when multiple parallel mathematical operations need to be computed, it is advisable to segment the logic or computations … Read more

ChipCamp Exploration Series — 5.2. ARM CPU Microarchitecture and SoC Architecture with 10 Diagrams + Source Code and 2 Character Images

by
ChipCamp Exploration Series -- 5.2. ARM CPU Microarchitecture and SoC Architecture with 10 Diagrams + Source Code and 2 Character Images

Traditionally, the CPU microarchitecture is understood in a narrow sense, typically from the perspective of pipelining and superscalar pipelines. ARM’s CPU cores also exhibit such microarchitectures. However, ARM’s greatest success lies in its SoC architecture, which likely stems from its positioning as an “IP supplier.” This positioning allows for a fully decoupled design of various … Read more

Innovative Technologies in CPUs: Pipelining, Superscalar, and SIMD

by
Innovative Technologies in CPUs: Pipelining, Superscalar, and SIMD

Pipelining Technology We can think of pipelining technology as a fast food restaurant. Making a fast food meal requires several steps, such as chopping vegetables, frying, and plating. If one person makes one meal at a time, the efficiency will be very low. However, if we break this process down and let A chop vegetables, … Read more

What are HTTP Long Connections and Pipelining Principles? What is Head-of-Line Blocking? How does HTTP/2 Multiplexing Solve Head-of-Line Blocking? What Optimizations Does HTTP/3’s QUIC Protocol Provide?

by
What are HTTP Long Connections and Pipelining Principles? What is Head-of-Line Blocking? How does HTTP/2 Multiplexing Solve Head-of-Line Blocking? What Optimizations Does HTTP/3's QUIC Protocol Provide?

This article belongs to the collection: Interviewing the Interviewer Series For more interview questions, feel free to add the assistant’s WeChat at the end of the article! This article overview includes: What are the main differences between HTTP/1.1 and HTTP/1.0? Can you elaborate on how HTTP long connections are implemented, their advantages, and disadvantages? Can … Read more

Low Power Design in Digital Chips (Part 2)

by
Low Power Design in Digital Chips (Part 2)

Continuing from the previous article, a typical low power design in digital chips is the addition of a clock gate. Another method is through parallel and pipelining techniques. Parallel and Pipelining The prominent advantage of hardware description languages is the parallelism in instruction execution. Multiple statements can process several signal data in parallel within the … Read more

Four Essential Tools for ASIC Design

by
Four Essential Tools for ASIC Design

Hello everyone, I am the owner of a WeChat subscription account that spreads second-hand knowledge about digital chip design. Today, I want to share with you the “Four Essential Tools” for ASIC design: Fold, Expand, Retiming, and Resource Sharing. Fold & Expand Fold & Expand, folding and unfolding One clock cycle yields a result, using … Read more