VCS

Understanding Voluntary Carbon Reduction Mechanisms: ACR, ART, CCER, CDM, CAR, GCC, GS, VCS

by
Understanding Voluntary Carbon Reduction Mechanisms: ACR, ART, CCER, CDM, CAR, GCC, GS, VCS

The global climate change issue is becoming increasingly serious, and carbon reduction mechanisms have become important tools. The certification and issuance of carbon credits through voluntary emission reduction mechanisms promote the adoption of low-carbon technologies. This article introduces several international voluntary emission reduction mechanisms and their characteristics, including ACR, ART, CCER, CDM, CAR, GCC, GS, … Read more

Using Makefile for Simulation Process

by
Using Makefile for Simulation Process

Generally speaking, a makefile is a file that defines one or more execution rules and methods and is executed by the make command. This section will provide a simple and direct explanation of makefile and illustrate its application in the IC design simulation process. Makefile Definition The rules for writing a makefile are as follows: … Read more

Using Makefile Scripts for VCS and Verdi

by
Using Makefile Scripts for VCS and Verdi

Introduction: Makefile scripting language greatly enhances productivity, allowing us to focus more on the design itself. This article introduces the Makefile scripts for commonly used VCS and Verdi software in IC design/verification, along with the source code, hoping to be of help to everyone. If you don’t have the relevant operating environment, try replying hidden … Read more

Summary of ASIC Design Tools and Recommended Books

by
Summary of ASIC Design Tools and Recommended Books

This article is part of the “ASIC Design Learning” series by EETOP user: tfpwl_lj. Blog address: http://www.eetop.cn/blog/1638430 1. Introduction For RTL-level ASIC design, there is a vast array of software involved, and the author has not used every single one. There is no need to elaborate further. 2. Tool Introduction RTL Code Rule Check Tools: … Read more