NVIC

Understanding the Cortex-M Interrupt/Exception System and Priority/Nesting

by
Understanding the Cortex-M Interrupt/Exception System and Priority/Nesting

Follow and star the public account to access wonderful content Compiled by: Technology makes dreams greater | Li Xiaoyao Link: https://itexp.blog.csdn.net/article/details/85029696 Problem Recently, while using the STM32F3 chip, I encountered a problem: If the frequency of external interrupts is fast enough, how to handle the new interrupt if the previous one has not been processed? … Read more

Getting Started with Cortex-M3: Overview of the Architecture

by
Getting Started with Cortex-M3: Overview of the Architecture

Click the card below to follow Arm Technology Academy This article is selected from the “Arm Technology Blog” column, originally from Zhihu. This series will guide you to learn about the Cortex-M3, including its architecture design, register composition, concepts of clock and bus, functions and usage of various peripherals, etc. Original article: https://zhuanlan.zhihu.com/p/52235675 The Getting … Read more