RapidIO

Detailed Explanation of Xilinx RapidIO Core

by
Detailed Explanation of Xilinx RapidIO Core

Welcome FPGA engineers to join the official WeChat technical group Clickthe blue textto follow us at FPGA Home – the best pure engineer community in China Detailed Explanation of Xilinx RapidIO Core 1. Overview of RapidIO Core The design standard for the RapidIO core comes from the RapidIO Interconnect Specification rev2.2, which supports three modes: … Read more

SAR Processing Research and Design Based on Multicore DSP Interconnection Architecture

by
SAR Processing Research and Design Based on Multicore DSP Interconnection Architecture

Abstract: A SAR imaging processing scheme based on multicore DSP interconnection architecture is proposed. First, a real-time imaging algorithm based on azimuth sub-block interpolation is introduced. Second, the processing performance of the TI multicore DSP TMS320C6678 is studied, and a typical RapidIO interconnection architecture is introduced, followed by the proposal of a SAR imaging processing … Read more