On a silicon wafer the size of a fingernail, billions of transistors are precisely arranged, and the accurate coordination of semiconductor process modules brings these microscopic structures to life.
Chip manufacturing is one of the most complex manufacturing processes in the world today, requiring the perfect coordination of hundreds of precise steps. From a grain of sand to a chip, it undergoes key processes such as oxidation, lithography, etching, thin film deposition, and doping. These process modules are both relatively independent and closely interconnected, like a precise dance where each dancer must coordinate perfectly to “carve” nanometer-level circuit structures on the wafer. The structure of modern chips can have up to 100 layers, requiring nanometer-level precision in their stacking, known as “overlay accuracy.”
01 Wafer Preparation: The Foundation of Chip Manufacturing
The first step in semiconductor manufacturing is wafer preparation—the carrier of the chip. All semiconductor processes begin with a grain of sand, as the silicon contained in sand is the raw material needed to produce wafers. The preparation of silicon wafers requires high-purity (99.9999999% or higher) polycrystalline silicon to be made into single crystal silicon rods through the “Czochralski method” or “zone melting method,” which are then sliced, ground, and polished into wafers. The precision required for the production of silicon ingots (silicon columns) is very high, reaching the nanometer level. Wafer processing is the process of obtaining the aforementioned wafers. First, sand must be heated to separate carbon monoxide and silicon, and this process is repeated until ultra-high purity electronic-grade silicon is obtained. High-purity silicon is melted into a liquid and then solidified into a single crystal solid form, known as an “ingot.” After this step is completed, the ends of the cast ingot must be cut off with a diamond saw, and then it is sliced into thin sheets of a certain thickness. The diameter of the ingot slices determines the size of the wafers; larger and thinner wafers can be divided into more usable units, helping to reduce production costs. The slices obtained from the cutting process are called “bare chips,” which are unprocessed “raw wafers.” The surface of the bare chips is uneven and must first be smoothed out through grinding and chemical etching processes to remove surface defects, then polished to form a smooth surface, and finally cleaned to remove residual contaminants, resulting in finished wafers.
02 Oxidation Process: Creating an Insulating Protective Layer
The role of the oxidation process is to form a protective film on the surface of the wafer. It protects the wafer from chemical impurities, prevents leakage currents from entering the circuit, prevents diffusion during ion implantation, and prevents the wafer from slipping during etching. The first step of the oxidation process is to remove impurities and contaminants. Once cleaned, the wafer can be placed in a high-temperature environment of 800 to 1200 degrees Celsius, where oxygen or steam flows over the surface of the wafer to form a layer of silicon dioxide (i.e., “oxide”). Depending on the oxidizing agent used in the oxidation reaction, the thermal oxidation process can be divided into dry oxidation and wet oxidation. Dry oxidation uses pure oxygen to produce a silicon dioxide layer, which is slow but results in a thin and dense oxide layer. Wet oxidation, on the other hand, uses both oxygen and highly soluble water vapor, characterized by a fast growth rate but a relatively thick and less dense protective layer. Besides the oxidizing agent, the structure of the wafer and its surface defects, as well as the doping concentration, will affect the rate of oxide layer formation. The higher the pressure and temperature generated by the oxidation equipment, the faster the oxide layer is formed.
03 Lithography: Precise Transfer of Circuit Patterns
Lithography is the process of “printing” circuit patterns onto the wafer using light, which can be understood as drawing the planar layout required for semiconductor manufacturing on the surface of the wafer. The finer the circuit pattern, the higher the integration of the finished chip. Lithography can be divided into three key steps: coating photoresist, exposure, and development. The first step in drawing circuits on the wafer is to coat the photoresist on the oxide layer. The photoresist allows the wafer to become “photographic paper” by changing its chemical properties. The thinner and more uniformly coated the photoresist layer on the wafer’s surface, the finer the patterns that can be printed. Based on the differences in light (ultraviolet) reactivity, photoresists can be divided into two types: positive and negative resists. The former decomposes and disappears when exposed to light, leaving the pattern of the unexposed area; the latter polymerizes and reveals the pattern of the exposed area. A blueprint of the pattern to be printed is made on a mask. After placing the wafer in the lithography machine, a beam of light is projected onto the wafer through the mask. The optical elements within the lithography machine reduce and focus the pattern onto the photoresist layer. Under the exposure of the light beam, the photoresist undergoes a chemical reaction, imprinting the pattern from the mask onto the photoresist layer. The next step after exposure is to spray a developer onto the wafer to remove the photoresist in the areas not covered by the pattern, revealing the printed circuit pattern.
04 Etching: Fine Carving of Three-Dimensional Structures
After completing the circuit diagram on the wafer through lithography, the etching process is used to remove any excess oxide film, leaving only the semiconductor circuit diagram. This requires the use of liquids, gases, or plasma to remove the selected excess parts. The etching methods are mainly divided into two types: wet etching and dry etching. Wet etching, which uses chemical solutions to remove the oxide film, has advantages of low cost, fast etching speed, and high productivity. However, wet etching is isotropic, meaning its speed is the same in all directions. Dry etching uses gases or plasma and can be divided into three types: chemical etching, physical sputtering, and reactive ion etching (RIE). RIE combines the first two methods, using plasma for physical etching while utilizing free radicals generated by plasma activation for chemical etching. Dry etching has been widely used to improve the yield of fine semiconductor circuits. Maintaining uniformity in etching across the entire wafer and increasing etching speed is crucial; today’s most advanced dry etching equipment is supporting the production of the most advanced logic and memory chips with higher performance.
05 Thin Film Deposition: Constructing Micro-Level Structures
To create micro-devices inside the chip, we need to continuously deposit layers of thin films and remove excess parts through etching, as well as add materials to separate different devices. Thin film deposition refers to the process of depositing a film with a thickness of less than 1 micron on the surface of the wafer. These films can be semiconductor, dielectric, or metallic materials used to construct the complex structures of the chip. The main deposition techniques include chemical vapor deposition (CVD), physical vapor deposition (PVD), and atomic layer deposition (ALD). In chemical vapor deposition, precursor gases undergo chemical reactions in the reaction chamber to generate films that adhere to the surface of the wafer, along with by-products that are evacuated from the chamber. Plasma-enhanced chemical vapor deposition (PECVD) can lower the reaction temperature and improve film quality using plasma. Atomic layer deposition forms films by depositing only a few atomic layers at a time. The key to this method is the independent steps performed in a specific sequence, maintaining good control to achieve extremely high film uniformity and consistency. Physical vapor deposition refers to the formation of films through physical means. Sputtering is a method of physical vapor deposition, where the principle is to sputter atoms from the target material onto the wafer surface through bombardment by argon plasma.
06 Doping: Altering the Electrical Properties of Semiconductors
Doping is a key process in semiconductor manufacturing, aimed at altering the electrical properties of silicon by introducing specific impurities to form P-type and N-type regions, thereby constructing the source, drain, and channel of transistors. The purpose of doping is to change the electrical characteristics of semiconductors. When specific impurities are introduced into intrinsic semiconductors, they become extrinsic semiconductors, resulting in a qualitative change in conductivity. N-type and P-type semiconductors are extrinsic semiconductors doped with pentavalent and trivalent impurity elements, respectively. In industry, high-temperature diffusion and ion implantation are the two main doping methods. Ion implantation involves using an ion implanter to inject specific types of ions (such as boron, phosphorus, etc.) into specific areas of the wafer surface to alter the conductivity of those areas. After implantation, annealing is usually required to repair lattice defects and activate the dopants. For example, during the phosphorus diffusion process using a liquid source, the following reaction occurs: 4POCl3 + 3O2 → 2P2O5 + 6Cl2, where P2O5 forms a layer of glass on the silicon wafer and is reduced by silicon to yield phosphorus: 2P2O5 + 5Si → 4P + 5SiO2. The precise control of the doping process directly affects the performance and reliability of transistors, making it an indispensable key step in modern semiconductor manufacturing.
07 Chemical Mechanical Polishing: Achieving Atomic-Level Flatness
Chemical mechanical polishing (CMP) is a key technology in integrated circuit manufacturing, which combines “chemical etching + mechanical grinding” to polish the surface of deposited thin films to atomic-level flatness, providing a precise planar foundation for subsequent lithography steps. CMP technology simultaneously uses chemical etching and mechanical force to flatten single crystal silicon wafers and metal wiring layers. The principle is to generate a chemical reaction on the surface of the workpiece, producing an easily removable oxidized surface, which is then removed through mechanical action, with the removed products carried away by the polishing slurry. CMP materials mainly include polishing pads and polishing slurries. The polishing pads are primarily made of polyurethane and fillers such as PVA and PVP that can dissolve in the polishing slurry, utilizing the sponge-like mechanical properties and porous nature of these materials to improve polishing uniformity. The main components of the polishing slurry are abrasive materials like quartz, surfactants, stabilizers, and oxidizing agents. The global polishing slurry market is mainly dominated by a few giants such as Cabot, DuPont, and Japan’s Fujimi. The successful application of CMP technology has enabled modern chips to achieve multi-layer interconnect structures, where each layer requires extreme flatness to ensure the precision of the next layer’s lithography.
08 Process Integration: Collaboratively Creating Perfect Chips
Process integration is the core challenge of semiconductor manufacturing, requiring the organic combination of various process modules to ensure the performance and yield of the final chip. The Process Integration Engineer (PIE) is responsible for linking the processes between different modules, unifying technical specifications, and investigating the root causes of yield issues. When an anomaly occurs in a module, such as uneven film thickness, excessive or insufficient trench etching, or deviations in ion implantation depth, the PIE must determine the cause of the problem and coordinate with relevant module engineers to make targeted improvements. The semiconductor manufacturing process includes hundreds to thousands of process steps, which can be grouped into a set of individual processes known as module processes, categorized further into front-end processes (FEOL), middle-end processes (MOL), and back-end processes (BEOL). Front-end processes form the active devices such as transistors at the bottom layer of the chip, mainly including shallow trench isolation, source and drain, and gate. Middle-end processes include replacement gate processes and local interconnect processes, situated between front-end and back-end processes. Back-end processes form the interconnect lines that transmit electrical signals to various devices. The entire chip manufacturing process must be conducted in a highly clean environment. Most chip manufacturers’ “ISO Class 1” cleanrooms are about 10,000 times cleaner than everyday living spaces, with no more than 10 particles of 100 to 200 nanometers in size per cubic meter of air, and no particles larger than 200 nanometers. As chip processes continue to approach physical limits, next-generation chip manufacturing technologies such as EUV lithography and 3D packaging are driving semiconductor processes forward. As chip sizes become smaller and the precision requirements increase, this presents new challenges for breakthroughs at the nanoscale using chemical engineering knowledge. The future of semiconductor manufacturing will increasingly rely on the collaborative innovation and precise control of various process modules; only when each process module operates stably within its process window can high-yield chips that meet design requirements be ultimately produced.
Contact via WeChat: huangyan20182017