https://users.ugent.be/~xjiao/openwifi-1.2.0-leuven-2-32bit.img.xz

Openwifi Application

sudo sysctl -w net.ipv4.ip_forward=1sudo iptables -t nat -A POSTROUTING -o NICY -j MASQUERADEsudo ip route add 192.168.13.0/24 via 192.168.10.122 dev ethX

sudo sysctl -w net.ipv4.ip_forward=1sudo iptables -t nat -A POSTROUTING -o eth0 -j MASQUERADEsudo ip route add 192.168.13.0/24 via 192.168.10.122 dev eth0

– END –

NOW take action!


Recommended Reading

【Vivado those things】How to find official examples and how to use official examples
【Vivado Usage Pitfalls and Advanced】Summary
【Vivado those things】Vivado header file usage precautions
【Vivado those things】Common shortcuts in Vivado (1) F4 key
【Vivado those things】Common shortcuts in Vivado (2) Other common shortcuts

SystemVerilog Digital System Design_ Xia Yuwen PDF
Difference between always, assign and always@(*) in Verilog

How to find the maximum and second maximum of 32 inputs on FPGA: Divide and Conquer
Book Recommendation| ARM Cortex-M0 Fully Programmable SoC Principles and Implementation

How to learn FPGA
RISC-V Further! The world's first 5nm RISC-V SOC successfully taped out!

Several open-source SDR platforms

Xilinx launches Kria adaptive system module product portfolio, accelerating innovation and AI applications at the edge

Introduction to RISC-V instruction set architecture and introduction to domestic and foreign manufacturers

Vitis tasting (1)

Basic principles of LNA and PA in SDR/wireless design

Disassembling the 1968 US military computer, really doubting it's a "time travel"!

A comprehensive popular science article on FPGA technology

The first Chinese CPU instruction specification, Loongson launched the LoongArch infrastructure manual

Have you ever seen a 1-bit CPU?

Advanced FPGA design techniques! Multi-clock domain and asynchronous signal processing solutions

【Vivado those things】Netlist description of circuit structure in Vivado

What is the difference between bare-metal development and Linux development in ZYNQ?

The prototype of modern computers - the microcomputer MCS-4

Is the world's first microprocessor really the Intel 4004? In fact, this is a complex story...

【Weekly Question】How to control the output high and low level of FPGA IO pins when loading FPGA programs

【Vivado those things】Error when generating .bit file in vivado - ERROR: [Drc 23-20]

AD9361 and Zynq and their reference design instructions
Have you been using a virtual machine for 1202 years? Detailed tutorial on installing Ubuntu subsystem and graphical interface on Win10

Talk about the implementation process of Xilinx FPGA design

Excellent VHDL/Verilog/FPGA projects on GitHub

Building a radio with AD936x+ZYNQ (1)

Building a radio with AD936x+ZYNQ (2) including video demonstration



Click on the above font to jump to read