2023 Digital IC Interview Experiences

Preparation for Autumn Recruitment

1
Personal Background:

The autumn recruitment has come to an end, and this year the digital IC industry is extremely competitive. Let me share my experience: both my bachelor’s and master’s degrees are from an unknown 985 university, which means I have some formal training. During my master’s program, I had several experiences in non-advanced processes, so I am quite familiar with the digital design flow, but the projects themselves are not advantageous due to the process.

I started sending out resumes in June and continued until mid-September, applying to around seventy to eighty companies. I only received my first formal offer at the end of September.

Interview Experiences

1
TP:

The first interview was very unprofessional, lasting just over ten minutes;

The second interview focused on projects, with coding questions about sequence detection, lasting a total of one hour;

The third interview was a brief project introduction, lasting 20 minutes. The final salary was +7, but I declined because it was in Shenzhen.

2
Xingchen:

I was among the first batch for the offline written interview, and I felt that their written test was of high quality, covering a wide range of topics, including coding a synchronous FIFO (with non-contiguous addresses). The offline interview took an entire afternoon, where I was asked about my projects and AXI’s misaligned transfers. The second interview was with a supervisor who chatted casually, and a week later, HR called to say I passed the interview.

3
Xindong:

The written test covered low power, APB, and running lights. In the first interview, I was asked many AMBA-related questions, and since I had no experience with SoC projects, I stumbled through my answers, relying on some basic knowledge I had read about. I was also asked about arbiters, resets, CDC, and FIFO. The second interview experience was terrible; the interviewer kept interrupting me, saying things like “Oh, that’s simple, no need to elaborate…” I was really speechless. Later, HR called to say an intention or offer would be sent by the end of September.

4
58 Institute:

The interview experience was quite good, and the questions were not very difficult. This year, the offered salary was also decent, so those pursuing stability might consider it.

5
ZTE:

The phone interview lasted an hour and was quite comprehensive, covering everything from frontend to backend. When they called me, I was just about to eat, and they asked me to interview right away. They started with some basics, then asked about CDC, RDC, and some uses of Spyglass. I must say, some of ZTE’s interviewers are quite knowledgeable. In the end, they sent me a text about SSP, but there was no further news.

6
Guowei:

I felt that the interviews at Ziguang HiSilicon were relatively simple; Guowei also asked some straightforward questions, and in the end, the salary offered was quite high.

7
Jichuang:

This year, Jichuang’s candidate pool is indeed deep. I applied in June, but only got an interview appointment in September. They asked me about my projects and some standard questions, and I successfully passed the additional interview, with a high salary offered.

8
Xinyuan:

In the first interview, there were three interviewers, which felt like three interviews in one.

The questions asked were relatively simple, just some very basic topics.

Later, there were meetings with the CEO, group chats, and online signing sessions, which were quite bothersome, so I declined.

9
Dihengxian:

The interview at Dihengxian was really tough; they went into great detail about the projects. In the second interview, they asked comprehensively, covering everything from frontend to backend, from system to implementation methods, as well as some design methodologies, low power, and buses. I felt like everything I knew was thoroughly examined…

In the third interview, they continued to ask about the project, and I was left confused. After HR finished the interview, there was no further news.

10
MPS:

This year, MPS is hiring quite a lot, and the interviews in the digital field are relatively simple, but there are requirements for English proficiency. The work-life balance is good, with a 965 schedule.

11
Glanfy:

The GPU department originally from Zhaoxin has been independent, and their capabilities should be decent. The interview lasted a day, asking about FIFO depth and coding sequence detection.

12
Fudan Micro:

Technical interviews covered OCV, perspectives on timing, the digital IC development process, asynchronous reset synchronous release, and which is more important between setup and hold in the backend, as well as factors affecting cell delay, and CDC.

13
Zheku:

For the early batch: the first interview was very basic: they asked about blocking and non-blocking, single-bit CDC, how to fix setup and hold in STA, and coded sequence detection;

The second interview focused on timing; they asked how to fix setup and hold; coding questions (sequence detection (state machine, shift register), 2-bit square operation (draw truth table)).

Summary

This year, due to the expansion of our cohort and the economic downturn, competition is quite fierce. Each company has some degree of candidate pool, making it less friendly for non-major and career-switching individuals.

Regarding projects, it is crucial to be very clear about the projects listed on your resume, whether they are your own or others’. You must be very familiar with them to avoid pitfalls.

Secondly, mastering professional knowledge is essential; you need to understand the basics of digital electronics, such as truth tables, Karnaugh maps, and the transistor-level structure of simple gates;

Then there are some standard topics: FSM, FIFO, arbiters, CDC, resets, STA, low power, glitch-free clock switching, etc. If you have competition experience, that would be even better.

My life has limits, but knowledge is limitless; let’s all work hard together.

Want to know if you are suitable for entering the chip industry? Which positions are easier to get into? E-Course NetworkNew “Analog IC Design Engineer Employment Class Experience Course”, “Digital Backend Design Engineer Employment Class Experience Course”, “Digital Frontend Verification Engineer Employment Class Experience Course” are newly launched, allowing you topersonally experiencechip job work,master IC chip design!

Past Student Reviews

2023 Digital IC Interview Experiences
2023 Digital IC Interview Experiences
2023 Digital IC Interview Experiences
2023 Digital IC Interview Experiences

New “Analog IC Design Engineer Employment Class” Experience Course

Introduction:This course provides an experience of the “Analog IC Design Engineer Employment Class”, initially explaining the experiences and insights of learning analog design, employment prospects, design processes, etc.

Course Overview

◼ Employment prospects and design processes for analog IC design

◼ Basic principles and performance indicators of oscillators

◼ Circuit design and simulation of oscillators

◼ Circuit performance optimization of oscillators

◼ Basic knowledge points and interview summaries for two-stage operational amplifiers

◼ Basic knowledge points and interview summaries for bandgap

◼ Basic knowledge points and interview summaries for LDO/PLL/ADC

New “Digital Backend Design Engineer Employment Class” Experience Course

Introduction:This course provides an experience of the “Digital Backend Design Engineer Employment Class”, initially explaining the experiences and insights of learning digital backend design, employment prospects, design processes, etc.

Course Overview

Lesson 1: Introduction to IC design and digital backend products

Lesson 2: Basics of Linux and Gvim

Lesson 3: Full process of digital backend design and software functionality introduction

Lesson 4: Introduction to digital backend layout and routing processes

Lesson 5: Introduction to static timing analysis processes

Lesson 6: Introduction to advanced technology libraries

Lesson 7: Practical project of Cortex M4 layout and routing

New “Digital Frontend Verification Engineer Employment Class” Experience Course

Introduction:This course briefly introduces basic knowledge, Verilog basic design and syntax, SV verification platform, and UVM verification platform, and showcases the work content of digital IC design verification engineers through specific projects.

Course Overview

Lesson 1: Full process of digital IC design and SoC chip architecture

Lesson 2: Basics of Linux and Gvim

Lesson 3: Introduction to Verilog RTL design

Lesson 4: Introduction to SystemVerilog verification platform

Lesson 5: Practical operation of SystemVerilog verification platform

Lesson 6: Introduction to UVM verification platform

Lesson 7: Practical operation of UVM verification platform

[Registration/Free Trial]

Original Price: 199 Yuan / Current Price: ???

Scan the QR code to add the professional teacher’s WeChat for consultation

Early registration enjoys early bird price discounts

2023 Digital IC Interview Experiences

2023 Digital IC Interview Experiences
2023 Digital IC Interview Experiences

E-Course Network (www.eecourse.com) is a professional integrated circuit education platform under Moore Elite, dedicated to cultivating high-quality integrated circuit professionals in the semiconductor industry. The platform is guided by the job requirements of integrated circuit companies, providing a training platform that aligns with the corporate environment, and rapidly training students to meet corporate needs.

E-Course Network has a mature training platform, a complete course system, and strong faculty, planning a high-quality curriculum system of 168 courses covering the entire integrated circuit industry chain, and has four offline training bases. To date, it has deeply trained a total of 15,367 people and directly supplied 4,476 professionals to the industry. It has established deep cooperative relationships with 143 universities and has held 240 special IC training sessions for enterprises.

Leave a Comment