Challenges of Power Delivery from the Backside of Chips
(Source: Semiconductor Industry Observation) One of the key technologies for achieving scaling below 3nm involves providing power from the backside of the chip. This novel approach enhances signal integrity and reduces routing congestion, but it also introduces new challenges for which there are currently no simple solutions. Backside Power Delivery (BPD) eliminates the need to … Read more