Reducing Weeks to Hours! AI for SoC Predictive Layout
Source: EETOP Original Author: electronicdesign In this article, you will learn about: The pain points of the existing chip layout (floorplan) design process. How artificial intelligence can optimize this process, reducing the time required from weeks to hours. Potential applications of extending the same method to improve different hardware design processes. Artificial intelligence (AI) has … Read more