Understanding Xilinx FPGA JTAG Interface

Understanding Xilinx FPGA JTAG Interface

by

Welcome FPGA engineers to join the official WeChat technical group.

Clickthe blue textto follow us at FPGA Home – the largest and best FPGA community for pure engineers in China.

With the increasing popularity of USB interfaces, almost all interfaces can now be converted to USB interfaces. This article mainly introduces the solution for converting the Xilinx FPGA JTAG interface to a USB interface.
The Xilinx FPGA JTAG interface can be output in the following ways:
  • Using a standard 14pin/20pin JTAG interface;
  • Using Xilinx’s universal 6pin header;
  • Using conversion chips to convert to USB.
The first two methods require an external dedicated downloader, which then connects to the PC via USB for debugging.

Understanding Xilinx FPGA JTAG Interface

Understanding Xilinx FPGA JTAG Interface

Due to the standard 10pin, 14pin, and 20pin JTAG interfaces taking up space, a simplified 6pin JTAG interface has emerged, using a 2.54mm pitch single row pin, with pin definitions generally as:VREF, GND, TCK, TDO, TDI, TMS.

Understanding Xilinx FPGA JTAG Interface

With the popularity of single-chip solutions, more and more dedicated chips have emerged, and the third method is becoming increasingly common, with some common solutions being:

  • Using Digilent’s JTAG-SMT module;

  • Using USB to JTAG chips: such as FTDI’s FT2232, FT4232, etc., but require external EEPROM configuration, which is relatively complicated.

The Digilent JTAG series is shown below:

Understanding Xilinx FPGA JTAG Interface

FTDI’s JTAG to USB chips are quite common, generally chosen to be directly placed on the board, with a USB interface exposed directly.

Understanding Xilinx FPGA JTAG Interface

Understanding Xilinx FPGA JTAG Interface

Understanding Xilinx FPGA JTAG Interface

Welcome communication engineers and FPGA engineers to follow our public account.

Understanding Xilinx FPGA JTAG Interface

The largest FPGA WeChat technical group in the country

Welcome everyone to join the national FPGA WeChat technical group, which has tens of thousands of engineers, a group of engineers who love technology, where FPGA engineers help each other, share with each other, and the technical atmosphere is strong! Hurry up and invite your friends to join!!

Understanding Xilinx FPGA JTAG Interface

Press and hold to join the national FPGA technical group.

FPGA Home Component City

Advantageous component services, please scan to contact the group owner: Jin Juan Email: [email protected] Welcome to recommend to procurement

ACTEL, AD part of the advantageous ordering (operating the entire series):

Understanding Xilinx FPGA JTAG Interface

XILINX, ALTERA advantageous spot or ordering (operating the entire series):

Understanding Xilinx FPGA JTAG Interface

(The above components are part of the model, for more models please consult the group owner Jin Juan)

Service concept: FPGA Home component self-operated city aims to facilitate engineers to quickly and conveniently purchase component services. After years of dedicated service, our customer service is spread across large listed companies, military research units, and small and medium-sized enterprises. The biggest advantage is emphasizing the service-first concept, and achieving fast delivery and favorable prices!

Directly operated brands: Xilinx ALTERA ADI TI NXP ST E2V, Micron and more than a hundred component brands, especially good at components subject to US embargo against China. We welcome engineer friends to recommend us to procurement or consult us directly! We will continue to provide the best services in the industry!

Understanding Xilinx FPGA JTAG Interface

Official thanks to the brands of the FPGA technology group: Xilinx, Intel (Altera), Microsemi (Actel), Lattice, Vantis, Quicklogic, Lucent, etc.

Related posts:

  1. Simple Explanation of Xilinx FPGA MIPI Interface
  2. A Simple Explanation of Xilinx FPGA MIPI Interface
  3. FPGA-Based MIPI Camera Development with XILINX MIPI D-PHY IP Core

Leave a Comment

×