JTAG Debugging Standards

Industry Guiding Standards:

Standard Usage and Reference Situations
IEEE1149 The JTAG series standard, primarily 1149.1, allows scanning of the JTAG chain on SoCs via the TAP (Test Access Port) interface, enabling command sending and data reading.
ARM CoreSight A standardized debug and trace architecture for SoCs defined by ARM. The DAP (Debug Access Port) interface defined here can be accessed via JTAG, allowing debug commands to be sent to the processor behind the DAP for debugging purposes.

The following diagram explains these relationships:JTAG Debugging StandardsThe image below is from the Coresight website, further aiding understanding:JTAG Debugging Standards

Related posts

  1. Comparison of Embedded Debug Interfaces JTAG and SWD
  2. Introduction to JTAG Interface in Embedded C Development
  3. Debugging Protocol SWD as a Replacement for JTAG on ARM Architecture
  4. Advanced GIS: Super Clipping Tool – Batch Partition Clipping Based on ArcGIS ModelBuilder
  5. MCU Testing and External NOR Programming Using JTAG_BSDL – LPC1857 Example
  6. Controlling JTAG with Raspberry Pi for Hardware Learning
  7. Understanding the Meaning of Each JTAG Pin
  8. Why Do We Prefer Serial Communication? Exploring RS485, SPI, and I2C
  9. Defining the Future at a New Starting Point: A Comprehensive Overview of GD32 MCU Product Family
  10. Debugging Tools: Using gdb for Breakpoint Debugging in C Language
  11. PRGdb: Plant R Gene Database Overview
  12. How to Ensure FX5U Communicates Properly with Barcode Scanners
  13. Is There a 35-Year Crisis in Linux C/C++ or Embedded Development?
  14. Understanding the JTAG Protocol for ECU Debugging
  15. JTAG Interface Hardware Design for STM32
  16. How to Determine the Quality of JTAG in FPGA Design?
  17. Connecting MSP430 JTAG (USB and Parallel) to Target Board
  18. Introduction to Smart Hardware – Key Knowledge Summary
  19. Simplified Method for JTAG Interface in STM32 JLINK Programming

Leave a Comment